verilog mode problem