RE: verilog mode problem